Loading…

Carbon Nanotubes for VLSI: Interconnect and Transistor Applications

Carbon nanotubes (CNTs) offer unique properties such as the highest current density, ballistic transport, ultrahigh thermal conductivity, and extremely high mechanical strength. Because of these remarkable properties, they have been expected for use as wiring materials and as alternate channel mater...

Full description

Saved in:
Bibliographic Details
Published in:Proceedings of the IEEE 2010-12, Vol.98 (12), p.2015-2031
Main Authors: Awano, Yuji, Sato, Shintaro, Nihei, Mizuhisa, Sakai, Tadashi, Ohno, Yutaka, Mizutani, Takashi
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Carbon nanotubes (CNTs) offer unique properties such as the highest current density, ballistic transport, ultrahigh thermal conductivity, and extremely high mechanical strength. Because of these remarkable properties, they have been expected for use as wiring materials and as alternate channel materials for extending complementary metal-oxide-semiconductor (CMOS) performance in future very large scale integration (VLSI) technologies. In this paper, we report the present status of CNT growth technologies and the applications for via interconnects (vertical wiring) and field-effect transistors (FETs). We fabricated CNT via and evaluated its robustness over a high-density current. In our technology, multiwalled carbon nanotubes (MWNTs) were successfully grown at temperatures as low as 365°C using Co catalyst nanoparticles, which were formed and deposited by a custom-designed particle generation and deposition system. The density of MWNTs grown at 450°C reaches more than 1×10 12 /cm 2 . MWNTs were grown in via holes with a diameter as small as 40 nm. The resistance of CNT vias with a diameter of 160 nm was found to be of the same order as that of tungsten plugs. The CNT via was able to sustain a current density as high as 5.0×10 6 A/cm 2 at 105°C for 100 h without any deterioration in its properties. We propose a Si-process compatible technique to control carrier polarity of CNFETs by utilizing fixed charges introduced by the gate oxide. High-performance p - and n -type CNFETs and CMOS inverters with stability in air have been realized.
ISSN:0018-9219
1558-2256
DOI:10.1109/JPROC.2010.2068030