A 2.7-V CMOS single-chip baseband processor for CT2/CT2+ cordless telephones

A low-voltage, low-power CMOS single-chip baseband processor for CT2 and CT2+ cordless telephones is presented. The chip integrates a complete voiceband codec, a tone generator, a G721 adaptive differential pulse code modulation coder/decoder, a burst-mode logic controller for CT2/CT2+ framings, and...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 1999-02, Vol.34 (2), p.170-181
Main Authors: Crippa, C., Nicollini, G., Mecchia, A., Rizzo, P., Confalonieri, P., Pernici, S., Nagari, A., Viani, E., Bietti, I., Adduci, F., Mariani, S., Calloni, A., Moioli, M., Mandelli, S., Dallavalle, C.
Format: Article
Language:English
Subjects:
Adaptive control
Baseband
Chips
CMOS
CMOS process
Codecs
Coders
Consumption
Logic
Microprocessors
Modulation coding
Programmable control
Pulse generation
Pulse modulation
Signal generators
Telephones
Telephony
Tone generators
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A low-voltage, low-power CMOS single-chip baseband processor for CT2 and CT2+ cordless telephones is presented. The chip integrates a complete voiceband codec, a tone generator, a G721 adaptive differential pulse code modulation coder/decoder, a burst-mode logic controller for CT2/CT2+ framings, and an I/Q baseband signal generator. The only external components are made of two quartz crystals. The chip is interfaced with standard microcontrollers through a parallel interface. With a 2.7 V minimum supply, it consumes normal and standby powers of 35 mW and 25 /spl mu/W, respectively. Maximum supply is 5.5 V, and temperature range is from -40 to 70/spl deg/C. Chip area (including scribe line) is 55.5 mm/sup 2/ in a 0.8 /spl mu/m N-well double-metal single-poly CMOS process with implanted capacitors.
ISSN:0018-9200
1558-173X
DOI:10.1109/4.743764