GABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAs

Testing of FPGAs is gaining more and more interest because of the application of FPGA devices in many safety-critical systems. We propose GABES, a tool for the generation of test patterns for application-dependent testing of SEUs in SRAM-FPGAs, based on a genetic algorithm. Test patterns are generat...

Full description

Saved in:
Bibliographic Details
Published in:Journal of systems architecture 2013-11, Vol.59 (10), p.1243-1254
Main Authors: Bernardeschi, Cinzia, Cassano, Luca, Cimino, Mario G.C.A., Domenici, Andrea
Format: Article
Language:English
Subjects:
Architecture (computers)
Benchmarks
Circuits
Control systems
Faults
Field programmable gate arrays
Genetic algorithm
Genetic algorithms
Inspection
Integrated circuits
SEUs
SRAM-FPGAs
Studies
Test pattern generation
Testing
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Testing of FPGAs is gaining more and more interest because of the application of FPGA devices in many safety-critical systems. We propose GABES, a tool for the generation of test patterns for application-dependent testing of SEUs in SRAM-FPGAs, based on a genetic algorithm. Test patterns are generated and selected by the algorithm according to their fault coverage: Faults are injected in a simulated model of the circuit, the model is executed for each test pattern and the respective fault coverage is computed. We focus on SEUs in configuration bits affecting logic resources of the FPGA. This makes our fault model much more accurate than the classical stuck-at model. Results from the application of the tool to some circuits from the ITC’99 benchmarks are reported. These results suggest that this approach may be effective in the inspection of safety-critical components of control systems implemented on FPGAs.
ISSN:1383-7621
1873-6165
DOI:10.1016/j.sysarc.2013.10.006