A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering

This work presents a low-spur and low-jitter fractional- N digital phase-locked loop (PLL). To reduce the fractional spurs caused by the non-linearity of the digital-to-time converter (DTC), two novel solutions are introduced. First, the inverse-constant-slope DTC achieves high-linearity, thanks to...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2023-12, Vol.58 (12), p.3320-3337
Main Authors: Dartizio, Simone M., Tesolin, Francesco, Castoro, Giacomo, Buccoleri, Francesco, Rossoni, Michele, Cherniak, Dmytro, Samori, Carlo, Lacaita, Andrea L., Levantino, Salvatore
Format: Article
Language:English
Subjects:
Capacitance
Capacitors
Constant slope
Converters
Delays
digital phase-locked loop (PLL)
digital-to-time converter (DTC)
dithering
Error analysis
Figure of merit
fractional spurs
Frequency control
Generators
Linearity
Phase locked loops
Quantization (signal)
quantization error (Q-error)
Vibration
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This work presents a low-spur and low-jitter fractional- N digital phase-locked loop (PLL). To reduce the fractional spurs caused by the non-linearity of the digital-to-time converter (DTC), two novel solutions are introduced. First, the inverse-constant-slope DTC achieves high-linearity, thanks to its immunity to channel-length modulation and non-linear parasitic capacitances. Second, the frequency-control-word (FCW) subtractive dithering technique randomizes the quantization error of the \Delta \Sigma modulator driving the PLL divider ratio without requiring an increased DTC dynamic range and pushing the fractional spurs outside the PLL bandwidth. The prototype, implemented in a 28-nm CMOS process, has an active area of 0.33 mm2 and dissipates 17.2 mW. At fractional- N channels near 9.25 GHz, the measured in-band fractional spurs and the rms jitter are below −70 dBc and 77 fs, respectively, leading to a jitter-power figure of merit of −249.9 dB.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.2023.3311681