Loading…

Electronic Band Offset Determination of Oxides Grown by Atomic Layer Deposition on Silicon

Minimizing electrical losses at metal/silicon interfaces in high-efficiency single-junction silicon solar cells requires the use of carrier-selective passivating contacts. The electronic barrier heights at the insulator/silicon interface are necessary for calculating the probability of quantum tunne...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of photovoltaics 2023-09, Vol.13 (5), p.682-690
Main Authors: Khorani, Edris, Messmer, Christoph A., Pain, Sophie L., Niewelt, Tim, Healy, Brendan F. M., Wratten, Ailish, Walker, Marc, Grant, Nicholas E., Murphy, John D.
Format: Article
Language:English
Subjects:
CAD
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Minimizing electrical losses at metal/silicon interfaces in high-efficiency single-junction silicon solar cells requires the use of carrier-selective passivating contacts. The electronic barrier heights at the insulator/silicon interface are necessary for calculating the probability of quantum tunneling of charge carriers at these interfaces. Thus, precise knowledge of these parameters is crucial for the development of contact schemes. Using a photoemission-based method, we experimentally determine the electronic band offsets of Al 2 O 3 , HfO 2 and SiO 2 layers grown by atomic layer deposition (ALD) on silicon. For Al 2 O 3 /Si, we determine a valence band offset (Δ E V ) and conduction band offset (Δ E C ) of 3.29 ± 0.07 eV and 2.24 ± 0.13 eV, respectively. For HfO 2 /Si, Δ E V and Δ E C are determined as 2.67 ± 0.07 eV and 1.81 ± 0.21 eV, while for SiO 2 /Si, Δ E V and Δ E C are 4.87 ± 0.07 eV and 2.61 ± 0.12 eV, respectively. Using technology computer-aided design simulations, we incorporate our experimental results to estimate the contact resistivity that would be attained at various dielectric layer thicknesses. We find that for achieving the 100 mΩ·cm 2 contact resistivity benchmark, Al 2 O 3 layers should be no thicker than 1.65 nm for a p -type polysilicon-based hole-selective contact, assuming hole tunneling masses taken from the literature. Correspondingly, for HfO 2 and SiO 2 , an upper limit of 1.4 nm is determined as the thickness threshold in order to utilize these ALD-grown layers for contacts in high-performance silicon photovoltaics.
ISSN:2156-3381
2156-3403
DOI:10.1109/JPHOTOV.2023.3291048