A Design of Wireless Power Receiver With Gate Charge Recycled Dual-Mode Active Rectifier and Step-Down Converter With 88.2% System Efficiency for Power Management IC

This article presents a power management integrated circuit for a wireless power receiver unit. A dual-mode high-efficiency active rectifier design is based on alliance for wireless power (A4WP) and wireless power consortium (WPC) standards. A gate charge recycling technique is proposed in the dual-...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on power electronics 2023-01, Vol.38 (1), p.1-12
Main Authors: Shah, Syed Adil Ali, Khan, Danial, Ain, Qurat ul, Basim, Muhammad, Shehzad, Khuram, Verma, Deeksha, Kumar, Pervesh, Yoo, Joon-Mo, Pu, Young Gun, Jung, Yeonjae, Huh, Hyungki, Kim, Seokkee, Hwang, Keum Cheol, Yang, Youngoo, Lee, Kang-Yoon
Format: Article
Language:English
Subjects:
Alliance for wireless power (A4WP)
Buck converters
Circuit design
DC-DC power converters
Driver circuits
dual-mode
dynamic pull-up resistor
Efficiency
Electric potential
Energy conversion efficiency
gate charge recycle
Gate drivers
Gates (circuits)
inductive coupling
Integrated circuits
Logic gates
magnetic resonance
power conversion efficiency (PCE)
Power integrated circuits
Power management
Rectifiers
Recycling
reverse leakage current
Voltage
Wireless communication
wireless power consortium (WPC)
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This article presents a power management integrated circuit for a wireless power receiver unit. A dual-mode high-efficiency active rectifier design is based on alliance for wireless power (A4WP) and wireless power consortium (WPC) standards. A gate charge recycling technique is proposed in the dual-mode active rectifier so that the current generated by the switching of the high side gate driver can be recycled to the rectifier output voltage in order to enhance efficiency. A step-down dc-dc converter with a proposed bootstrap circuit and dynamic pull-up resistor gate driver circuit is designed. The chip is implemented in a 0.18-μm bipolar-CMOS double-diffused metal-oxide-semiconductor process. The total die area, including the pad, is 2.64 mm × 2.6 mm. The measurement results show that the active rectifier achieves peak power conversion efficiency (PCE) of 94.7% and generates an output voltage of 7.68 V in WPC mode and 9.1 V with 93.4% efficiency in A4WPC mode. The input voltage varies from 10 V P-P -12 V P-P . Similarly, the step-down dc-dc converter obtains a peak PCE of 93.2% at a load current of 500 mA while producing an output voltage of 5 V. The overall system efficiency at A4WP and WPC mode are 86.7% and 88.2%, respectively.
ISSN:0885-8993
1941-0107
DOI:10.1109/TPEL.2022.3204548