Quantum Dot Channel (QDC) FETs with Wraparound II–VI Gate Insulators: Numerical Simulations

This paper presents simulations predicting the feasibility of 9-nm wraparound quantum dot channel (QDC) field-effect transistors (FETs). In particular, II–VI lattice-matched layers which reduce the density of interface states, serving as top (tunnel gate), side, and bottom gate insulators, have been...

Full description

Saved in:
Bibliographic Details
Published in:Journal of electronic materials 2016-11, Vol.45 (11), p.5663-5670
Main Authors: Jain, F., Lingalugari, M., Kondo, J., Mirdha, P., Suarez, E., Chandy, J., Heller, E.
Format: Article
Language:English
Subjects:
Characterization and Evaluation of Materials
Chemistry and Materials Science
Electronics and Microelectronics
Instrumentation
Materials Science
Numerical analysis
Optical and Electronic Materials
Quantum dots
Solid State Physics
Transistors
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents simulations predicting the feasibility of 9-nm wraparound quantum dot channel (QDC) field-effect transistors (FETs). In particular, II–VI lattice-matched layers which reduce the density of interface states, serving as top (tunnel gate), side, and bottom gate insulators, have been simulated. Quantum simulations show FET operation with voltage swing of ~0.2 V. Incorporation of cladded quantum dots, such as SiO x –Si and GeO x –Ge, under the gate tunnel oxide results in electrical transport in one or more quantum dot layers which form a quantum dot superlattice (QDSL). Long-channel QDC FETs have experimental multistate drain current ( I D )–gate voltage ( V G ) and drain current ( I D )–drain voltage ( V D ) characteristics, which can be attributed to the manifestation of extremely narrow energy minibands formed in the QDSL. An approach for modeling the multistate I D – V G characteristics is reported. The multistate characteristics of QDC FETs permit design of compact two-bit multivalued logic circuits.
ISSN:0361-5235
1543-186X
DOI:10.1007/s11664-016-4812-y