Loading…

Submicrometer InP/InGaAs DHBT Architecture Enhancements Targeting Reliability Improvements

We report on the reliability of InP/InGaAs DHBTs used in very high speed ICs and present the analysis of HBT failure mechanisms after thermal and bias stresses (junction temperature from 87°C to 240°C, collector current density fixed at 400 kA/cm 2 , and collector-emitter voltage from 1.5 to 2.7 V)....

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on electron devices 2013-03, Vol.60 (3), p.1068-1074
Main Authors: Kone, G. A., Grandchamp, B., Hainaut, C., Marc, F., Labat, N., Zimmer, T., Nodjiadjim, V., Riet, M., Dupuy, J., Godin, J., Maneux, C.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:We report on the reliability of InP/InGaAs DHBTs used in very high speed ICs and present the analysis of HBT failure mechanisms after thermal and bias stresses (junction temperature from 87°C to 240°C, collector current density fixed at 400 kA/cm 2 , and collector-emitter voltage from 1.5 to 2.7 V). The physical origins of these failure mechanisms have been investigated using TCAD simulation. It points out the emitter sidewalls, the base-emitter junction periphery, and the emitter access resistance. Through three device generations, the analysis pointed out the successive technological enhancements to reduce the thermal resistance R TH and subsequently decrease the self-heating, leading to minimizing the impact of failure mechanisms.
ISSN:0018-9383
1557-9646
DOI:10.1109/TED.2013.2241067