On designing sigma-delta converter systems for class-D power amplifiers

The authors analyze sigma delta converters and present a method to design digitally driven class-D (PWM) amplifiers that achieve specific signal to noise ratios. This method allows a simple tradeoff between the order of the sigma delta converter and the increased sampling rate to be made to achieve...

Full description

Saved in:
Bibliographic Details
Main Authors: Kok, R., Weber, D.M.
Format: Conference Proceeding
Language:English
Subjects:
Delta-sigma modulation
Design methodology
Digital signal processing chips
Field programmable gate arrays
Pulse width modulation
Pulse width modulation converters
Signal analysis
Signal design
Signal sampling
Signal to noise ratio
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The authors analyze sigma delta converters and present a method to design digitally driven class-D (PWM) amplifiers that achieve specific signal to noise ratios. This method allows a simple tradeoff between the order of the sigma delta converter and the increased sampling rate to be made to achieve the design goals. The authors demonstrate that this approach can be efficiently implemented in FPGAs and a modest DSP processor chip. This paper also presents a clarification and correction to the techniques proposed by Uchimura et al. (see IEEE Trans. Acoustics, Speech and Signal Processing, vol. 36, no. 12, pp. 1899-1905).
DOI:10.1109/AFRCON.1999.821854