A Single-Phase Asymmetrical T-Type Five-Level Transformerless PV Inverter

This paper presents a transformerless single-phase inverter topology based on a modified H-bridge-based multilevel converter. The topology comprises two legs, namely, a usual two-level leg and a T-type leg. The latter is based on a usual two-level leg, which has been modified to gain access to the m...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of emerging and selected topics in power electronics 2018-03, Vol.6 (1), p.140-150
Main Authors: Valderrama, Gerardo Escobar, Guzman, Gerardo Vazquez, Pool-Mazun, Erick I., Martinez-Rodriguez, Panfilo Raymundo, Lopez-Sanchez, Manuel J., Zuniga, Jose Miguel Sosa
Format: Article
Language:English
Subjects:
Grid connection
Inverters
leakage current
Leakage currents
Legged locomotion
Modulation
multilevel inverters
photovoltaic (PV) generation
Semiconductor diodes
Switches
Topology
transformerless inverters
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a transformerless single-phase inverter topology based on a modified H-bridge-based multilevel converter. The topology comprises two legs, namely, a usual two-level leg and a T-type leg. The latter is based on a usual two-level leg, which has been modified to gain access to the midpoint of the split dc-link by means of a bidirectional switch. The topology is referred as an asymmetrical T-type five-level (5L-T-AHB) inverter. An ad hoc modulation strategy based on sinusoidal pulsewidth modulation is also presented to control the 5L-T-AHB inverter, where the two-level leg is commuted at fundamental frequency. Numerical and experimental results show that the proposed 5L-T-AHB inverter achieves high efficiency, exhibits reduced leakage currents, and complies with the transformerless norms and regulations, which makes it suitable for the transformerless PV inverters market. 1 1 This updated version includes experimental evidence, considerations for practical implementation, efficiency studies, visualization of semiconductor losses distribution, a deeper and corrected common mode analysis, and an improved notation among other modifications.
ISSN:2168-6777
2168-6785
DOI:10.1109/JESTPE.2017.2726989