Power supply variation effects on timing characteristics of clocked registers

Violations in the timing constraints of a clocked register can cause a synchronous system to malfunction. The effects of variations in the power supply voltage (V DD ) on the timing characteristics of registers are investigated in this paper. The sensitivity of the setup time and data propagation de...

Full description

Saved in:
Bibliographic Details
Main Authors: Roberts, W.R., Velenis, D.
Format: Conference Proceeding
Language:English
Subjects:
Circuits
Clocks
Frequency
Power supplies
Propagation delay
Registers
Robustness
Timing
Uncertainty
Voltage
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Violations in the timing constraints of a clocked register can cause a synchronous system to malfunction. The effects of variations in the power supply voltage (V DD ) on the timing characteristics of registers are investigated in this paper. The sensitivity of the setup time and data propagation delay to power supply variations is demonstrated for four different register designs. Design modifications are proposed in order to enhance the robustness of each register design under V DD variations
ISSN:0271-4302
2158-1525
DOI:10.1109/ISCAS.2006.1692630