A continuous-time sigma-delta modulator with switched capacitor controlled current mode feedback

This paper presents a previously unpublished technique for the reduction of the sensitivity to clock jitter in continuous-time sigma-delta modulators. Therefore, the main clock jitter source, the feedback digital-to-analog converter, is implemented by using a sloping feedback pulse-form, which is ge...

Full description

Saved in:
Bibliographic Details
Main Authors: Ortmanns, M., Gerfers, F., Manoli, Y.
Format: Conference Proceeding
Language:English
Subjects:
Capacitors
Clocks
Delta-sigma modulation
Feedback circuits
Jitter
Pulse circuits
Pulse generation
Resistors
Sampling methods
Thyristors
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a previously unpublished technique for the reduction of the sensitivity to clock jitter in continuous-time sigma-delta modulators. Therefore, the main clock jitter source, the feedback digital-to-analog converter, is implemented by using a sloping feedback pulse-form, which is generated by a transistor current source and a circuit to generate the slope. In this first implementation, a third-order continuous-time modulator has been designed, achieving 10 bits of resolution and consuming only 250/spl mu/W from a 1.5V supply, while the jitter sensitivity could be remarkably reduced.
DOI:10.1109/ESSCIRC.2003.1257119