Implementing evolution of FIR-filters efficiently in an FPGA

Reconfigurable hardware devices make it possible to change the topology of electronic circuits at runtime. Using reconfigurable devices as a platform for evolvable hardware (EHW) is well suited for real-time adaptive systems. This paper contains a novel approach on how to evolve the parameters for a...

Full description

Saved in:
Bibliographic Details
Main Authors: Vinger, K.A., Torresen, J.
Format: Conference Proceeding
Language:English
Subjects:
Adaptive filters
Digital filters
Digital signal processing
Field programmable gate arrays
Finite impulse response filter
Flexible printed circuits
Hardware
High performance computing
Informatics
Real time systems
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Reconfigurable hardware devices make it possible to change the topology of electronic circuits at runtime. Using reconfigurable devices as a platform for evolvable hardware (EHW) is well suited for real-time adaptive systems. This paper contains a novel approach on how to evolve the parameters for an adaptive digital filter. Both the filter as well as the evolution is implemented in a single field programmable gate array (FPGA). The circuit is based on context-switching in FPGA-devices and preliminary results indicate a compact hardware as well as fast adaptation.
DOI:10.1109/EH.2003.1217639