A Low-Cost Cell-Level Differential Power Processing CMOS IC for Single Junction Photovoltaic Cells

This article presents a cell-level differential power processing IC to maximize the power yield under partial shading and mismatch condition in series-connected single junction photovoltaic (PV) cells. A 3-MHz bidirectional buck-boost converter is employed to realize voltage equalization technique f...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on power electronics 2021-12, Vol.36 (12), p.13985-14001
Main Authors: Amoorezaei, Afshin, Khajehoddin, Sayed Ali, Rezaei, Nasrin, Moez, Kambiz
Format: Article
Language:English
Subjects:
Analog circuits
Analog to digital converters
Circuits
CMOS
Differential power processing
Digital to analog converters
Equalization
Integrated circuits
Inverters
Junctions
Maximum power
Maximum power point trackers
maximum power point tracking
optimizers
Photovoltaic cells
photovoltaic power systems
Power demand
Regulators
Switches
Topology
Voltage regulators
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This article presents a cell-level differential power processing IC to maximize the power yield under partial shading and mismatch condition in series-connected single junction photovoltaic (PV) cells. A 3-MHz bidirectional buck-boost converter is employed to realize voltage equalization technique forcing the PV cells to constantly operate close to their maximum power points. A novel and simple low-power low-area analog control circuit is proposed to maintain the high system efficiency at low and high levels of mismatch by obviating the need for power hungry blocks such as analog to digital converters, digital to analog converters, op-amps, saw-tooth generator, and regulators. The voltage of adjacent PV cells is used to drive the high-side switches through bootstrap supplies eliminating the need for voltage regulators. The performance of the proposed IC, fabricated in 130 nm CMOS process, is validated through simulation and experimental results. The converter is capable of processing mismatch currents up to 4 A while the control circuitry consumes less than 40 mW and a system efficiency above 95% is achieved.
ISSN:0885-8993
1941-0107
DOI:10.1109/TPEL.2021.3089551