Physical Modeling of Charge Trapping in 4H-SiC DMOSFET Technologies

Silicon carbide (SiC) MOSFETs still exhibit higher drifts of the threshold voltage than comparable silicon devices due to charge trapping, especially regarding small time scales. Understanding this behavior and the consequences in application relevant conditions is therefore of high research interes...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on electron devices 2021-08, Vol.68 (8), p.4016-4021
Main Authors: Schleich, Christian, Waldhoer, Dominic, Waschneck, Katja, Feil, Maximilian W., Reisinger, Hans, Grasser, Tibor, Waltl, Michael
Format: Article
Language:English
Subjects:
4H-SiC MOSFET
Bias
bias temperature instability (BTI)
charge trapping
Defects
defects in SiC/SiO
Degradation
Logic gates
Mathematical models
MOSFET
MOSFETs
Parameters
power switch
Silicon carbide
Silicon devices
Silicon dioxide
Stress
Temperature dependence
Temperature measurement
Threshold voltage
Transient analysis
Trapping
Voltage measurement
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Silicon carbide (SiC) MOSFETs still exhibit higher drifts of the threshold voltage than comparable silicon devices due to charge trapping, especially regarding small time scales. Understanding this behavior and the consequences in application relevant conditions is therefore of high research interest. Since charge trapping at different defects close to the SiC/ SiO 2 interface and in the bulk oxide is strong bias and temperature-dependent, the phenomenon is referred to as bias temperature instability (BTI). It has been shown that drifts caused by BTI vary both in transient shape and magnitude for commercially available devices. These differences arise from defect densities and properties in the respective technologies. A physical model together with defect parameters that explain the charge transfer reactions at the defects is essential to understand all peculiarities of the transient degradation. In this work, we use a novel method to semiautomatically extract defect parameters within a two-state nonradiative multiphonon model framework. Our work reveals properties of defects responsible for shifts of the threshold voltage for both short-term ac and long-term dc stress conditions which are accurately reproduced for three different DMOS technologies. Our calibrated simulation framework is further used to extrapolate device degradation at operation relevant ac bias conditions to typical device lifetimes.
ISSN:0018-9383
1557-9646
DOI:10.1109/TED.2021.3092295