Design of a CMOS quadrature VCO with current reuse method

This work presents the design of a CMOS quadrature voltage‐controlled oscillator (QVCO) constructed in a totem‐pole configuration in order to reuse the bias current and lower the power consumption. A new feature of using four RC delay lines connected at the output ports of an oscillator is adopted i...

Full description

Saved in:
Bibliographic Details
Published in:Microwave and optical technology letters 2005-01, Vol.44 (2), p.202-204
Main Authors: Chiang, Y. C., Han, T. F., Hsu, H. H.
Format: Article
Language:English
Subjects:
CMOSFET
current reuse
quadrature VCO
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This work presents the design of a CMOS quadrature voltage‐controlled oscillator (QVCO) constructed in a totem‐pole configuration in order to reuse the bias current and lower the power consumption. A new feature of using four RC delay lines connected at the output ports of an oscillator is adopted in order to obtain the desired quadrature phase shift of the oscillation signals. An experimental chip is designed and fabricated using 0.18‐μm CMOS technology to verify the effectiveness of the design concept. The measurement result shows that the center oscillation frequency of the prototype is 6.3 GHz, associated with a 100‐MHz tuning range and −108.7‐dBc/Hz phase noise at 1‐MHz offset. © 2004 Wiley Periodicals, Inc. Microwave Opt Technol Lett 44: 202–204, 2005; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.20587
ISSN:0895-2477
1098-2760
DOI:10.1002/mop.20587