NOCEVE: network on chip emulation and verification environment

We present in this paper NOCEVE an industrial Network on Chip (NoC) emulation and verification environment on industrial large scale multi-FPGA emulation platform for billion cycle application. It helps designer to improve system performance by the analysis of traffic distribution and balance throug...

Full description

Saved in:
Bibliographic Details
Main Authors: Hammami, Omar, Li, Xinyu, Brault, Jean-Marc
Format: Conference Proceeding
Language:English
Subjects:
Hardware > Hardware test
Hardware > Hardware validation > Functional verification
Hardware > Integrated circuits > Interconnect
Hardware > Robustness
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:We present in this paper NOCEVE an industrial Network on Chip (NoC) emulation and verification environment on industrial large scale multi-FPGA emulation platform for billion cycle application. It helps designer to improve system performance by the analysis of traffic distribution and balance through the network on chip. The hardware monitoring network is generated by another commercial NoC design tool. It consists of traffic collectors, which is reconfigurable to collect different traffic information such as packet latency and throughput. The statistic traffic information is collected during real application execution on FPGA platform and it is sent through monitoring network on FPGA and then PCI bright board back to host computer for real-time visualization or post-execution data analysis. NOCEVE is the first industrial NoC emulation and verification environment for billion cycle applications.
DOI:10.5555/2492708.2492749