Architecture, performance modeling and VLSI implementation methodologies for ASIC vector processors: a case study in telephony workloads
This research discusses hardware architectures, script-based automation and software and hardware methodologies for developing customized System-on-Chip scalar/vector processors within the example application domain of telephony codes. The approaches researched include Register-Transfer-Level method...
Saved in:
Main Authors: | Vassilios Chouliaras, Konstantia Koutsomyti, Simon R. Parr, David Mulvaney, Mark J. Milward |
---|---|
Format: | Default Article |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/2134/22466 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Accurate power sharing of hybrid energy storage system in DC shipboard power system based on quadratic programming algorithm
by: Tianling Shi, et al.
Published: (2020) -
A configurable vector processor for accelerating speech coding algorithms
by: Konstantia Koutsomyti
Published: (2007) -
An efficient multiple precision floating-point Multiply-Add Fused unit
by: K. Manolopoulos, et al.
Published: (2016) -
A transmission line modelling VLSI processor processor designed with a novel electronic system level methodology
by: Vassilios Chouliaras, et al.
Published: (2007) -
Graphics processor unit hardware acceleration of Levenberg-Marquardt artificial neural network training
by: David Scanlan, et al.
Published: (2013)