A novel approach for the hardware implementation of a PPMC statistical data compressor
This thesis aims to understand how to design high-performance compression algorithms suitable for hardware implementation and to provide hardware support for an efficient compression algorithm. Lossless data compression techniques have been developed to exploit the available bandwidth of application...
Saved in:
Main Author: | Claudia Feregrino Uribe |
---|---|
Format: | Default Thesis |
Published: |
2001
|
Subjects: | |
Online Access: | https://hdl.handle.net/2134/35846 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Software and hardware implementation techniques for digital communications-related algorithms
by: Safdar M. Asghar
Published: (2001) -
Gbit/second lossless data compression hardware
by: Jose L. Nunez-Yanez
Published: (2001) -
Investigations into hardware-based parallel lossless data compression systems
by: Mark J. Milward
Published: (2004) -
A Pascal-based hardware and software description system
by: Andrew N. Clark
Published: (1982) -
Large eddy simulation of a compressor cascade and the influence of spanwise domain
by: W.A. McMullan, et al.
Published: (2011)