A novel approach for the hardware implementation of a PPMC statistical data compressor

This thesis aims to understand how to design high-performance compression algorithms suitable for hardware implementation and to provide hardware support for an efficient compression algorithm. Lossless data compression techniques have been developed to exploit the available bandwidth of application...

Full description

Saved in:

Bibliographic Details
Main Author:	Claudia Feregrino Uribe
Format:	Default Thesis
Published:	2001
Subjects:	Mechanical engineering not elsewhere classified untagged Mechanical Engineering not elsewhere classified
Online Access:	https://hdl.handle.net/2134/35846
Tags:	Add Tag No Tags, Be the first to tag this record!

id	rr-article-9539579
record_format	Figshare
spelling	rr-article-95395792001-01-01T00:00:00Z A novel approach for the hardware implementation of a PPMC statistical data compressor Claudia Feregrino Uribe (7203002) Mechanical engineering not elsewhere classified untagged Mechanical Engineering not elsewhere classified This thesis aims to understand how to design high-performance compression algorithms suitable for hardware implementation and to provide hardware support for an efficient compression algorithm. Lossless data compression techniques have been developed to exploit the available bandwidth of applications in data communications and computer systems by reducing the amount of data they transmit or store. As the amount of data to handle is ever increasing, traditional methods for compressing data become· insufficient. To overcome this problem, more powerful methods have been developed. Among those are the so-called statistical data compression methods that compress data based on their statistics. However, their high complexity and space requirements have prevented their hardware implementation and the full exploitation of their potential benefits. This thesis looks into the feasibility of the hardware implementation of one of these statistical data compression methods by exploring the potential for reorganising and restructuring the method for hardware implementation and investigating ways of achieving efficient and effective designs to achieve an efficient and cost-effective algorithm. [Continues.] 2001-01-01T00:00:00Z Text Thesis 2134/35846 https://figshare.com/articles/thesis/A_novel_approach_for_the_hardware_implementation_of_a_PPMC_statistical_data_compressor/9539579 CC BY-NC-ND 4.0
institution	Loughborough University
collection	Figshare
topic	Mechanical engineering not elsewhere classified untagged Mechanical Engineering not elsewhere classified
spellingShingle	Mechanical engineering not elsewhere classified untagged Mechanical Engineering not elsewhere classified Claudia Feregrino Uribe A novel approach for the hardware implementation of a PPMC statistical data compressor
description	This thesis aims to understand how to design high-performance compression algorithms suitable for hardware implementation and to provide hardware support for an efficient compression algorithm. Lossless data compression techniques have been developed to exploit the available bandwidth of applications in data communications and computer systems by reducing the amount of data they transmit or store. As the amount of data to handle is ever increasing, traditional methods for compressing data become· insufficient. To overcome this problem, more powerful methods have been developed. Among those are the so-called statistical data compression methods that compress data based on their statistics. However, their high complexity and space requirements have prevented their hardware implementation and the full exploitation of their potential benefits. This thesis looks into the feasibility of the hardware implementation of one of these statistical data compression methods by exploring the potential for reorganising and restructuring the method for hardware implementation and investigating ways of achieving efficient and effective designs to achieve an efficient and cost-effective algorithm. [Continues.]
format	Default Thesis
author	Claudia Feregrino Uribe
author_facet	Claudia Feregrino Uribe
author_sort	Claudia Feregrino Uribe (7203002)
title	A novel approach for the hardware implementation of a PPMC statistical data compressor
title_short	A novel approach for the hardware implementation of a PPMC statistical data compressor
title_full	A novel approach for the hardware implementation of a PPMC statistical data compressor
title_fullStr	A novel approach for the hardware implementation of a PPMC statistical data compressor
title_full_unstemmed	A novel approach for the hardware implementation of a PPMC statistical data compressor
title_sort	novel approach for the hardware implementation of a ppmc statistical data compressor
publishDate	2001
url	https://hdl.handle.net/2134/35846
_version_	1797824733541040128

A novel approach for the hardware implementation of a PPMC statistical data compressor

Similar Items