New generation carry look twice-ahead adder CL2A and carry look thrice-ahead adder CL3A

Proposed innovation gives a faster, lower depth, lower power and lower area solution for addition. The paper describes two novel static gates developed for 4-bit Majority Carry Generate (MCG) and Majority Carry Propagate (MCP) operation in a single gate depth. Derivation of a novel 72-bit CL2A withi...

Full description

Saved in:
Bibliographic Details
Main Authors: Kalyani Garimella, Lalitha M., Sudha Garimella, Sri R., Duda, Kevin, Fetzer, Eric
Format: Conference Proceeding
Language:English
Subjects:
Adders
Delays
Equations
Hardware
Logic gates
Mathematical model
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 1390
container_issue
container_start_page 1387
container_title
container_volume
creator Kalyani Garimella, Lalitha M.
Sudha Garimella, Sri R.
Duda, Kevin
Fetzer, Eric
description Proposed innovation gives a faster, lower depth, lower power and lower area solution for addition. The paper describes two novel static gates developed for 4-bit Majority Carry Generate (MCG) and Majority Carry Propagate (MCP) operation in a single gate depth. Derivation of a novel 72-bit CL2A within 6 gate-depth, using MCG, MCP and a novel sparse5 (5×2 n ) algorithm with a variable sparse is described. Implementation of a novel 64-bit CL3A within 5 gate-depth, by extending CL2A with progressive sparse 1+3 0 + 3 1 + 3 2 +...3 n algorithm is described. Silicon evaluation of an 8-bit application for the CL2A is presented in 32nm. Post-layout results of 64-bit CL2A and 64-bit CL3A against Ling-Carry-select adder are presented in 14nm along with the advantages and limitations.
doi_str_mv 10.1109/MWSCAS.2013.6674915
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_6674915</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6674915</ieee_id><sourcerecordid>6674915</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-84d6a0fff593eed752f226f50b3ef68a8d8e2c9319103e2bcd90c49161e2158d3</originalsourceid><addsrcrecordid>eNplkMtOwzAURA0CibbwBd34BxJ8_fYyinhJARYFdVm59jUNlAQ5kar-PUV0g1jNWRyNNEPIHFgJwNz143JRV4uSMxCl1kY6UCdkCtI4x5jW8pRMQClbCOvc2Q_LAxupL8h0GN4Z48KAm5DlE-7oG3aY_dj2HQ0-5z3d9v0HHXdtwMJv0EfqY8RM64ZX1Hfxj7XJ_zVRXZLz5LcDXh1zRl5vb17q-6J5vnuoq6ZowaixsDJqz1JKygnEaBRPnOuk2Fpg0tbbaJEHJ8ABE8jXIToWDls1IAdlo5iR-W9vi4irr9x--rxfHQ8R31FsUi0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>New generation carry look twice-ahead adder CL2A and carry look thrice-ahead adder CL3A</title><source>IEEE Xplore All Conference Series</source><creator>Kalyani Garimella, Lalitha M. ; Sudha Garimella, Sri R. ; Duda, Kevin ; Fetzer, Eric</creator><creatorcontrib>Kalyani Garimella, Lalitha M. ; Sudha Garimella, Sri R. ; Duda, Kevin ; Fetzer, Eric</creatorcontrib><description>Proposed innovation gives a faster, lower depth, lower power and lower area solution for addition. The paper describes two novel static gates developed for 4-bit Majority Carry Generate (MCG) and Majority Carry Propagate (MCP) operation in a single gate depth. Derivation of a novel 72-bit CL2A within 6 gate-depth, using MCG, MCP and a novel sparse5 (5×2 n ) algorithm with a variable sparse is described. Implementation of a novel 64-bit CL3A within 5 gate-depth, by extending CL2A with progressive sparse 1+3 0 + 3 1 + 3 2 +...3 n algorithm is described. Silicon evaluation of an 8-bit application for the CL2A is presented in 32nm. Post-layout results of 64-bit CL2A and 64-bit CL3A against Ling-Carry-select adder are presented in 14nm along with the advantages and limitations.</description><identifier>ISSN: 1548-3746</identifier><identifier>EISSN: 1558-3899</identifier><identifier>EISBN: 1479900664</identifier><identifier>EISBN: 9781479900664</identifier><identifier>DOI: 10.1109/MWSCAS.2013.6674915</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adders ; Delays ; Equations ; Hardware ; Logic gates ; Mathematical model</subject><ispartof>2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013, p.1387-1390</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6674915$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,786,790,795,796,2071,27958,54906,55271,55283</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6674915$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kalyani Garimella, Lalitha M.</creatorcontrib><creatorcontrib>Sudha Garimella, Sri R.</creatorcontrib><creatorcontrib>Duda, Kevin</creatorcontrib><creatorcontrib>Fetzer, Eric</creatorcontrib><title>New generation carry look twice-ahead adder CL2A and carry look thrice-ahead adder CL3A</title><title>2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)</title><addtitle>MWSCAS</addtitle><description>Proposed innovation gives a faster, lower depth, lower power and lower area solution for addition. The paper describes two novel static gates developed for 4-bit Majority Carry Generate (MCG) and Majority Carry Propagate (MCP) operation in a single gate depth. Derivation of a novel 72-bit CL2A within 6 gate-depth, using MCG, MCP and a novel sparse5 (5×2 n ) algorithm with a variable sparse is described. Implementation of a novel 64-bit CL3A within 5 gate-depth, by extending CL2A with progressive sparse 1+3 0 + 3 1 + 3 2 +...3 n algorithm is described. Silicon evaluation of an 8-bit application for the CL2A is presented in 32nm. Post-layout results of 64-bit CL2A and 64-bit CL3A against Ling-Carry-select adder are presented in 14nm along with the advantages and limitations.</description><subject>Adders</subject><subject>Delays</subject><subject>Equations</subject><subject>Hardware</subject><subject>Logic gates</subject><subject>Mathematical model</subject><issn>1548-3746</issn><issn>1558-3899</issn><isbn>1479900664</isbn><isbn>9781479900664</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNplkMtOwzAURA0CibbwBd34BxJ8_fYyinhJARYFdVm59jUNlAQ5kar-PUV0g1jNWRyNNEPIHFgJwNz143JRV4uSMxCl1kY6UCdkCtI4x5jW8pRMQClbCOvc2Q_LAxupL8h0GN4Z48KAm5DlE-7oG3aY_dj2HQ0-5z3d9v0HHXdtwMJv0EfqY8RM64ZX1Hfxj7XJ_zVRXZLz5LcDXh1zRl5vb17q-6J5vnuoq6ZowaixsDJqz1JKygnEaBRPnOuk2Fpg0tbbaJEHJ8ABE8jXIToWDls1IAdlo5iR-W9vi4irr9x--rxfHQ8R31FsUi0</recordid><startdate>201308</startdate><enddate>201308</enddate><creator>Kalyani Garimella, Lalitha M.</creator><creator>Sudha Garimella, Sri R.</creator><creator>Duda, Kevin</creator><creator>Fetzer, Eric</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201308</creationdate><title>New generation carry look twice-ahead adder CL2A and carry look thrice-ahead adder CL3A</title><author>Kalyani Garimella, Lalitha M. ; Sudha Garimella, Sri R. ; Duda, Kevin ; Fetzer, Eric</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-84d6a0fff593eed752f226f50b3ef68a8d8e2c9319103e2bcd90c49161e2158d3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Adders</topic><topic>Delays</topic><topic>Equations</topic><topic>Hardware</topic><topic>Logic gates</topic><topic>Mathematical model</topic><toplevel>online_resources</toplevel><creatorcontrib>Kalyani Garimella, Lalitha M.</creatorcontrib><creatorcontrib>Sudha Garimella, Sri R.</creatorcontrib><creatorcontrib>Duda, Kevin</creatorcontrib><creatorcontrib>Fetzer, Eric</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kalyani Garimella, Lalitha M.</au><au>Sudha Garimella, Sri R.</au><au>Duda, Kevin</au><au>Fetzer, Eric</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>New generation carry look twice-ahead adder CL2A and carry look thrice-ahead adder CL3A</atitle><btitle>2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)</btitle><stitle>MWSCAS</stitle><date>2013-08</date><risdate>2013</risdate><spage>1387</spage><epage>1390</epage><pages>1387-1390</pages><issn>1548-3746</issn><eissn>1558-3899</eissn><eisbn>1479900664</eisbn><eisbn>9781479900664</eisbn><abstract>Proposed innovation gives a faster, lower depth, lower power and lower area solution for addition. The paper describes two novel static gates developed for 4-bit Majority Carry Generate (MCG) and Majority Carry Propagate (MCP) operation in a single gate depth. Derivation of a novel 72-bit CL2A within 6 gate-depth, using MCG, MCP and a novel sparse5 (5×2 n ) algorithm with a variable sparse is described. Implementation of a novel 64-bit CL3A within 5 gate-depth, by extending CL2A with progressive sparse 1+3 0 + 3 1 + 3 2 +...3 n algorithm is described. Silicon evaluation of an 8-bit application for the CL2A is presented in 32nm. Post-layout results of 64-bit CL2A and 64-bit CL3A against Ling-Carry-select adder are presented in 14nm along with the advantages and limitations.</abstract><pub>IEEE</pub><doi>10.1109/MWSCAS.2013.6674915</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1548-3746
ispartof 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013, p.1387-1390
issn 1548-3746
1558-3899
language eng
recordid cdi_ieee_primary_6674915
source IEEE Xplore All Conference Series
subjects Adders
Delays
Equations
Hardware
Logic gates
Mathematical model
title New generation carry look twice-ahead adder CL2A and carry look thrice-ahead adder CL3A
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-09-21T14%3A59%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=New%20generation%20carry%20look%20twice-ahead%20adder%20CL2A%20and%20carry%20look%20thrice-ahead%20adder%20CL3A&rft.btitle=2013%20IEEE%2056th%20International%20Midwest%20Symposium%20on%20Circuits%20and%20Systems%20(MWSCAS)&rft.au=Kalyani%20Garimella,%20Lalitha%20M.&rft.date=2013-08&rft.spage=1387&rft.epage=1390&rft.pages=1387-1390&rft.issn=1548-3746&rft.eissn=1558-3899&rft_id=info:doi/10.1109/MWSCAS.2013.6674915&rft.eisbn=1479900664&rft.eisbn_list=9781479900664&rft_dat=%3Cieee_CHZPO%3E6674915%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-84d6a0fff593eed752f226f50b3ef68a8d8e2c9319103e2bcd90c49161e2158d3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6674915&rfr_iscdi=true