A high performance band-pass DAC architecture and design targeting a low voltage silicon process

Direct Digital Synthesis (DDS) systems generate adjustable high resolution phase and frequency signals that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance band-pass DAC architecture and implementation is presented that deli...

Full description

Saved in:
Bibliographic Details
Main Authors: Mullane, B., O'Brien, V.
Format: Conference Proceeding
Language:English
Subjects:
Band pass filters
Band-Pass DAC
Computer architecture
DDS
Digital to Analog Converter
Frequency modulation
Layout
Noise-shaping DEM
Static Mismatch
Switches
Switching circuits
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 330
container_issue
container_start_page 325
container_title
container_volume
creator Mullane, B.
O'Brien, V.
description Direct Digital Synthesis (DDS) systems generate adjustable high resolution phase and frequency signals that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance band-pass DAC architecture and implementation is presented that delivers high spectral purity over a narrow-band response. The low power DAC is portable to standard CMOS processes and achieves 110dB narrowband SFDR performance using sigma-delta (μΔ) modulation and multi-bit current steering techniques. A 3rd order digital μΔ modulator is combined with a 4th order digital Dynamic Element Matching (DEM) block to shape the noise while calibrating for process mismatch variations. A low silicon area output stage is used to deliver a high performance specification.
doi_str_mv 10.1109/VLSISoC.2011.6081601
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6081601</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6081601</ieee_id><sourcerecordid>6081601</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-25f868f98689a976b7c60db2d86d956e571e3710d4d72e5baad519fa44841183</originalsourceid><addsrcrecordid>eNo1kMtOwzAURI0ACSj9Alj4B1LudRw_llV4VarEoohtceKb1ChNIjuA-HsqUTYzOhrpLIaxW4QFIti7t_VmtRnKhQDEhQKDCvCEXaEstAbUoE_Z3Grzz2jP2KXIhcyMzMUFm6f0AQA5GotSXLL3Jd-FdsdHis0Q966viVeu99noUuL3y5K7WO_CRPX0GYkfFu4phbbnk4stTaFvuePd8M2_hm5yLfEUulAPPR_jUFNK1-y8cV2i-bFnbPP48Fo-Z-uXp1W5XGfBwpSJojHKNPYQ1lmtKl0r8JXwRnlbKCo0Uq4RvPRaUFE55wu0jZPSSESTz9jNnzUQ0XaMYe_iz_Z4T_4L2oNXpg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A high performance band-pass DAC architecture and design targeting a low voltage silicon process</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Mullane, B. ; O'Brien, V.</creator><creatorcontrib>Mullane, B. ; O'Brien, V.</creatorcontrib><description>Direct Digital Synthesis (DDS) systems generate adjustable high resolution phase and frequency signals that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance band-pass DAC architecture and implementation is presented that delivers high spectral purity over a narrow-band response. The low power DAC is portable to standard CMOS processes and achieves 110dB narrowband SFDR performance using sigma-delta (μΔ) modulation and multi-bit current steering techniques. A 3rd order digital μΔ modulator is combined with a 4th order digital Dynamic Element Matching (DEM) block to shape the noise while calibrating for process mismatch variations. A low silicon area output stage is used to deliver a high performance specification.</description><identifier>ISSN: 2324-8432</identifier><identifier>ISBN: 9781457701719</identifier><identifier>ISBN: 1457701715</identifier><identifier>EISBN: 1457701707</identifier><identifier>EISBN: 9781457701696</identifier><identifier>EISBN: 1457701693</identifier><identifier>EISBN: 9781457701702</identifier><identifier>DOI: 10.1109/VLSISoC.2011.6081601</identifier><language>eng</language><publisher>IEEE</publisher><subject>Band pass filters ; Band-Pass DAC ; Computer architecture ; DDS ; Digital to Analog Converter ; Frequency modulation ; Layout ; Noise-shaping DEM ; Static Mismatch ; Switches ; Switching circuits</subject><ispartof>2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 2011, p.325-330</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6081601$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,783,787,792,793,2065,27939,55250</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6081601$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Mullane, B.</creatorcontrib><creatorcontrib>O'Brien, V.</creatorcontrib><title>A high performance band-pass DAC architecture and design targeting a low voltage silicon process</title><title>2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip</title><addtitle>VLSISoC</addtitle><description>Direct Digital Synthesis (DDS) systems generate adjustable high resolution phase and frequency signals that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance band-pass DAC architecture and implementation is presented that delivers high spectral purity over a narrow-band response. The low power DAC is portable to standard CMOS processes and achieves 110dB narrowband SFDR performance using sigma-delta (μΔ) modulation and multi-bit current steering techniques. A 3rd order digital μΔ modulator is combined with a 4th order digital Dynamic Element Matching (DEM) block to shape the noise while calibrating for process mismatch variations. A low silicon area output stage is used to deliver a high performance specification.</description><subject>Band pass filters</subject><subject>Band-Pass DAC</subject><subject>Computer architecture</subject><subject>DDS</subject><subject>Digital to Analog Converter</subject><subject>Frequency modulation</subject><subject>Layout</subject><subject>Noise-shaping DEM</subject><subject>Static Mismatch</subject><subject>Switches</subject><subject>Switching circuits</subject><issn>2324-8432</issn><isbn>9781457701719</isbn><isbn>1457701715</isbn><isbn>1457701707</isbn><isbn>9781457701696</isbn><isbn>1457701693</isbn><isbn>9781457701702</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1kMtOwzAURI0ACSj9Alj4B1LudRw_llV4VarEoohtceKb1ChNIjuA-HsqUTYzOhrpLIaxW4QFIti7t_VmtRnKhQDEhQKDCvCEXaEstAbUoE_Z3Grzz2jP2KXIhcyMzMUFm6f0AQA5GotSXLL3Jd-FdsdHis0Q966viVeu99noUuL3y5K7WO_CRPX0GYkfFu4phbbnk4stTaFvuePd8M2_hm5yLfEUulAPPR_jUFNK1-y8cV2i-bFnbPP48Fo-Z-uXp1W5XGfBwpSJojHKNPYQ1lmtKl0r8JXwRnlbKCo0Uq4RvPRaUFE55wu0jZPSSESTz9jNnzUQ0XaMYe_iz_Z4T_4L2oNXpg</recordid><startdate>201110</startdate><enddate>201110</enddate><creator>Mullane, B.</creator><creator>O'Brien, V.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201110</creationdate><title>A high performance band-pass DAC architecture and design targeting a low voltage silicon process</title><author>Mullane, B. ; O'Brien, V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-25f868f98689a976b7c60db2d86d956e571e3710d4d72e5baad519fa44841183</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Band pass filters</topic><topic>Band-Pass DAC</topic><topic>Computer architecture</topic><topic>DDS</topic><topic>Digital to Analog Converter</topic><topic>Frequency modulation</topic><topic>Layout</topic><topic>Noise-shaping DEM</topic><topic>Static Mismatch</topic><topic>Switches</topic><topic>Switching circuits</topic><toplevel>online_resources</toplevel><creatorcontrib>Mullane, B.</creatorcontrib><creatorcontrib>O'Brien, V.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Mullane, B.</au><au>O'Brien, V.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A high performance band-pass DAC architecture and design targeting a low voltage silicon process</atitle><btitle>2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip</btitle><stitle>VLSISoC</stitle><date>2011-10</date><risdate>2011</risdate><spage>325</spage><epage>330</epage><pages>325-330</pages><issn>2324-8432</issn><isbn>9781457701719</isbn><isbn>1457701715</isbn><eisbn>1457701707</eisbn><eisbn>9781457701696</eisbn><eisbn>1457701693</eisbn><eisbn>9781457701702</eisbn><abstract>Direct Digital Synthesis (DDS) systems generate adjustable high resolution phase and frequency signals that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance band-pass DAC architecture and implementation is presented that delivers high spectral purity over a narrow-band response. The low power DAC is portable to standard CMOS processes and achieves 110dB narrowband SFDR performance using sigma-delta (μΔ) modulation and multi-bit current steering techniques. A 3rd order digital μΔ modulator is combined with a 4th order digital Dynamic Element Matching (DEM) block to shape the noise while calibrating for process mismatch variations. A low silicon area output stage is used to deliver a high performance specification.</abstract><pub>IEEE</pub><doi>10.1109/VLSISoC.2011.6081601</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2324-8432
ispartof 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 2011, p.325-330
issn 2324-8432
language eng
recordid cdi_ieee_primary_6081601
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Band pass filters
Band-Pass DAC
Computer architecture
DDS
Digital to Analog Converter
Frequency modulation
Layout
Noise-shaping DEM
Static Mismatch
Switches
Switching circuits
title A high performance band-pass DAC architecture and design targeting a low voltage silicon process
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-11-01T08%3A35%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20high%20performance%20band-pass%20DAC%20architecture%20and%20design%20targeting%20a%20low%20voltage%20silicon%20process&rft.btitle=2011%20IEEE/IFIP%2019th%20International%20Conference%20on%20VLSI%20and%20System-on-Chip&rft.au=Mullane,%20B.&rft.date=2011-10&rft.spage=325&rft.epage=330&rft.pages=325-330&rft.issn=2324-8432&rft.isbn=9781457701719&rft.isbn_list=1457701715&rft_id=info:doi/10.1109/VLSISoC.2011.6081601&rft.eisbn=1457701707&rft.eisbn_list=9781457701696&rft.eisbn_list=1457701693&rft.eisbn_list=9781457701702&rft_dat=%3Cieee_6IE%3E6081601%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-25f868f98689a976b7c60db2d86d956e571e3710d4d72e5baad519fa44841183%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6081601&rfr_iscdi=true