Single-event-upset (SEU) awareness in FPGA routing

The majority of configuration bits affecting a design are devoted to FPGA routing configuration. We present a SEU-aware routing algorithm that provides significant reduction in bridging faults caused by SEUs. Depending on the routing architecture switches, for MCNC benchmarks, the number of care bit...

Full description

Saved in:
Bibliographic Details
Main Authors: Golshan, S., Bozorgzadeh, E.
Format: Conference Proceeding
Language:English
Subjects:
Algorithm design and analysis
Algorithms
Circuit faults
Computer architecture
Computer science
Design
Field programmable gate arrays
Hardware > Electronic design automation > Physical design (EDA)
Permission
Random access memory
Reliability
Routing
single-event-upset
soft error
SRAM-based FPGA
Switches
Testing
Theory
Citations: Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-a1699-50645ca5919e95d16877426a723cf5576cac583065c2c3f2041a697d988d39a33
cites
container_end_page 333
container_issue
container_start_page 330
container_title
container_volume
creator Golshan, S.
Bozorgzadeh, E.
description The majority of configuration bits affecting a design are devoted to FPGA routing configuration. We present a SEU-aware routing algorithm that provides significant reduction in bridging faults caused by SEUs. Depending on the routing architecture switches, for MCNC benchmarks, the number of care bits can be reduced between 13% and 19% on average with comparable delay. In addition, in Asymmetric SRAM FPGA using our router average FIT (failure-in-time) rate is reduced by 36%.
doi_str_mv 10.1145/1278480.1278564
format conference_proceeding
fullrecord <record><control><sourceid>proquest_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_4261200</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4261200</ieee_id><sourcerecordid>31581119</sourcerecordid><originalsourceid>FETCH-LOGICAL-a1699-50645ca5919e95d16877426a723cf5576cac583065c2c3f2041a697d988d39a33</originalsourceid><addsrcrecordid>eNqNkE1Lw0AURQdUsNauXbjJSuoidd58z7JIW4WCQi24G6bTF4mmSc0kiv_ekfYHuLo87uE-OIRcAZ0ACHkHTBth0pFSKnFCLkBaablimp6SAdXc5EDp6zkZxfhOKQXghgk9IGxV1m8V5viFdZf3-4hdNl7N1reZ__Yt1hhjVtbZ_Hkxzdqm7xJ9Sc4KX0UcHXNI1vPZy_1DvnxaPN5Pl7kHZW0uqRIyeGnBopVbUEZrwZTXjIdCSq2CD9JwqmRggReMCvDK6q01Zsut53xIbg67-7b57DF2blfGgFXla2z66DhIAwA2gdcHsEREt2_LnW9_XPoFjNLUjg-tDzu3aZqP6IC6P23uqM0dtSV08k_UbdoSC_4LvMNnFA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>31581119</pqid></control><display><type>conference_proceeding</type><title>Single-event-upset (SEU) awareness in FPGA routing</title><source>IEEE Xplore All Conference Series</source><creator>Golshan, S. ; Bozorgzadeh, E.</creator><creatorcontrib>Golshan, S. ; Bozorgzadeh, E.</creatorcontrib><description>The majority of configuration bits affecting a design are devoted to FPGA routing configuration. We present a SEU-aware routing algorithm that provides significant reduction in bridging faults caused by SEUs. Depending on the routing architecture switches, for MCNC benchmarks, the number of care bits can be reduced between 13% and 19% on average with comparable delay. In addition, in Asymmetric SRAM FPGA using our router average FIT (failure-in-time) rate is reduced by 36%.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 1595936270</identifier><identifier>ISBN: 9781595936271</identifier><identifier>DOI: 10.1145/1278480.1278564</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Algorithm design and analysis ; Algorithms ; Circuit faults ; Computer architecture ; Computer science ; Design ; Field programmable gate arrays ; Hardware -- Electronic design automation -- Physical design (EDA) ; Permission ; Random access memory ; Reliability ; Routing ; single-event-upset ; soft error ; SRAM-based FPGA ; Switches ; Testing ; Theory</subject><ispartof>2007 44th ACM/IEEE Design Automation Conference, 2007, p.330-333</ispartof><rights>2007 ACM</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-a1699-50645ca5919e95d16877426a723cf5576cac583065c2c3f2041a697d988d39a33</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4261200$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,786,790,795,796,2071,27958,54906,55271,55283</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4261200$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Golshan, S.</creatorcontrib><creatorcontrib>Bozorgzadeh, E.</creatorcontrib><title>Single-event-upset (SEU) awareness in FPGA routing</title><title>2007 44th ACM/IEEE Design Automation Conference</title><addtitle>DAC</addtitle><description>The majority of configuration bits affecting a design are devoted to FPGA routing configuration. We present a SEU-aware routing algorithm that provides significant reduction in bridging faults caused by SEUs. Depending on the routing architecture switches, for MCNC benchmarks, the number of care bits can be reduced between 13% and 19% on average with comparable delay. In addition, in Asymmetric SRAM FPGA using our router average FIT (failure-in-time) rate is reduced by 36%.</description><subject>Algorithm design and analysis</subject><subject>Algorithms</subject><subject>Circuit faults</subject><subject>Computer architecture</subject><subject>Computer science</subject><subject>Design</subject><subject>Field programmable gate arrays</subject><subject>Hardware -- Electronic design automation -- Physical design (EDA)</subject><subject>Permission</subject><subject>Random access memory</subject><subject>Reliability</subject><subject>Routing</subject><subject>single-event-upset</subject><subject>soft error</subject><subject>SRAM-based FPGA</subject><subject>Switches</subject><subject>Testing</subject><subject>Theory</subject><issn>0738-100X</issn><isbn>1595936270</isbn><isbn>9781595936271</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNqNkE1Lw0AURQdUsNauXbjJSuoidd58z7JIW4WCQi24G6bTF4mmSc0kiv_ekfYHuLo87uE-OIRcAZ0ACHkHTBth0pFSKnFCLkBaablimp6SAdXc5EDp6zkZxfhOKQXghgk9IGxV1m8V5viFdZf3-4hdNl7N1reZ__Yt1hhjVtbZ_Hkxzdqm7xJ9Sc4KX0UcHXNI1vPZy_1DvnxaPN5Pl7kHZW0uqRIyeGnBopVbUEZrwZTXjIdCSq2CD9JwqmRggReMCvDK6q01Zsut53xIbg67-7b57DF2blfGgFXla2z66DhIAwA2gdcHsEREt2_LnW9_XPoFjNLUjg-tDzu3aZqP6IC6P23uqM0dtSV08k_UbdoSC_4LvMNnFA</recordid><startdate>20070604</startdate><enddate>20070604</enddate><creator>Golshan, S.</creator><creator>Bozorgzadeh, E.</creator><general>ACM</general><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20070604</creationdate><title>Single-event-upset (SEU) awareness in FPGA routing</title><author>Golshan, S. ; Bozorgzadeh, E.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a1699-50645ca5919e95d16877426a723cf5576cac583065c2c3f2041a697d988d39a33</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Algorithm design and analysis</topic><topic>Algorithms</topic><topic>Circuit faults</topic><topic>Computer architecture</topic><topic>Computer science</topic><topic>Design</topic><topic>Field programmable gate arrays</topic><topic>Hardware -- Electronic design automation -- Physical design (EDA)</topic><topic>Permission</topic><topic>Random access memory</topic><topic>Reliability</topic><topic>Routing</topic><topic>single-event-upset</topic><topic>soft error</topic><topic>SRAM-based FPGA</topic><topic>Switches</topic><topic>Testing</topic><topic>Theory</topic><toplevel>online_resources</toplevel><creatorcontrib>Golshan, S.</creatorcontrib><creatorcontrib>Bozorgzadeh, E.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEL</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Golshan, S.</au><au>Bozorgzadeh, E.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Single-event-upset (SEU) awareness in FPGA routing</atitle><btitle>2007 44th ACM/IEEE Design Automation Conference</btitle><stitle>DAC</stitle><date>2007-06-04</date><risdate>2007</risdate><spage>330</spage><epage>333</epage><pages>330-333</pages><issn>0738-100X</issn><isbn>1595936270</isbn><isbn>9781595936271</isbn><notes>SourceType-Conference Papers &amp; Proceedings-1</notes><notes>ObjectType-Conference Paper-1</notes><notes>content type line 25</notes><abstract>The majority of configuration bits affecting a design are devoted to FPGA routing configuration. We present a SEU-aware routing algorithm that provides significant reduction in bridging faults caused by SEUs. Depending on the routing architecture switches, for MCNC benchmarks, the number of care bits can be reduced between 13% and 19% on average with comparable delay. In addition, in Asymmetric SRAM FPGA using our router average FIT (failure-in-time) rate is reduced by 36%.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/1278480.1278564</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0738-100X
ispartof 2007 44th ACM/IEEE Design Automation Conference, 2007, p.330-333
issn 0738-100X
language eng
recordid cdi_ieee_primary_4261200
source IEEE Xplore All Conference Series
subjects Algorithm design and analysis
Algorithms
Circuit faults
Computer architecture
Computer science
Design
Field programmable gate arrays
Hardware -- Electronic design automation -- Physical design (EDA)
Permission
Random access memory
Reliability
Routing
single-event-upset
soft error
SRAM-based FPGA
Switches
Testing
Theory
title Single-event-upset (SEU) awareness in FPGA routing
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-09-23T02%3A17%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Single-event-upset%20(SEU)%20awareness%20in%20FPGA%20routing&rft.btitle=2007%2044th%20ACM/IEEE%20Design%20Automation%20Conference&rft.au=Golshan,%20S.&rft.date=2007-06-04&rft.spage=330&rft.epage=333&rft.pages=330-333&rft.issn=0738-100X&rft.isbn=1595936270&rft.isbn_list=9781595936271&rft_id=info:doi/10.1145/1278480.1278564&rft_dat=%3Cproquest_CHZPO%3E31581119%3C/proquest_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-a1699-50645ca5919e95d16877426a723cf5576cac583065c2c3f2041a697d988d39a33%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=31581119&rft_id=info:pmid/&rft_ieee_id=4261200&rfr_iscdi=true