Analog Performance Space Exploration by Normal-Boundary Intersection and by Fourier-Motzkin Elimination

This paper presents two simulation-based methods for the calculation of the feasible performance values of analog integrated circuits. The first method computes the Pareto-optimal tradeoffs of competing performances at full simulator accuracy. Additionally, it identifies and evaluates the technologi...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on computer-aided design of integrated circuits and systems 2007-10, Vol.26 (10), p.1733-1748
Main Authors: Stehr, G., Graeb, H.E., Antreich, K.J.
Format: Article
Language:English
Subjects:
Analog circuits
Analog integrated circuits
Analog-digital conversion
Approximation
Circuit simulation
circuit sizing
Circuit topology
Circuits
Computation
Computational modeling
Computer simulation
Design automation
Design engineering
design space exploration
feasible performance
Fourier-Motzkin elimination (FME)
Integrated circuit technology
Integrated circuits
Mathematical analysis
multicriteria optimization
normal-boundary intersection (NBI)
Pareto optimality
performance space exploration
Sizing
Space exploration
Space technology
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents two simulation-based methods for the calculation of the feasible performance values of analog integrated circuits. The first method computes the Pareto-optimal tradeoffs of competing performances at full simulator accuracy. Additionally, it identifies and evaluates the technological and structural constraints that prevent further performance improvement. The second method computes linear approximations to the feasible performance regions of circuits with a large number of performances. Both techniques allow a comparison of different circuit topologies with respect to their performance capabilities and contribute to hierarchical circuit sizing. The presented methods are validated by experimental results of Pareto-front computation and feasible performance region computation of operational amplifiers and hierarchical sizing of filters.
ISSN:0278-0070
1937-4151
DOI:10.1109/TCAD.2007.895756